
Public Member Functions | |
| new () | |
| void | set_model (vmm_ral_block_or_sys model) |
| vmm_ral_block_or_sys | get_model () |
| void | add_xactor (vmm_rw_xactor xact, string domain=" ") |
| void | write (output vmm_rw::status_e status, input bit< VMM_RAL_ADDR_WIDTH-1:0 > addr, input bit< VMM_RAL_DATA_WIDTH-1:0 > data, input int n_bits=VMM_RAL_DATA_WIDTH, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | read (output vmm_rw::status_e status, input bit< VMM_RAL_ADDR_WIDTH-1:0 > addr, output bit< VMM_RAL_DATA_WIDTH-1:0 > data, input int n_bits=VMM_RAL_DATA_WIDTH, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | burst_write (output vmm_rw::status_e status, input bit< VMM_RAL_ADDR_WIDTH-1:0 > start, input bit< VMM_RAL_ADDR_WIDTH-1:0 > incr, input bit< VMM_RAL_ADDR_WIDTH-1:0 > max, input bit< VMM_RAL_DATA_WIDTH-1:0 > data[], input vmm_data user=null, input int n_bits=VMM_RAL_DATA_WIDTH, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | burst_read (output vmm_rw::status_e status, input bit< VMM_RAL_ADDR_WIDTH-1:0 > start, input bit< VMM_RAL_ADDR_WIDTH-1:0 > incr, input bit< VMM_RAL_ADDR_WIDTH-1:0 > max, input int n_beats, output bit< VMM_RAL_DATA_WIDTH-1:0 > data[], input vmm_data user=null, input int n_bits=VMM_RAL_DATA_WIDTH, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| virtual bit | set_by_name (input string name, input bit< VMM_RAL_DATA_WIDTH-1:0 > value) |
| virtual bit | get_by_name (input string name, output bit< VMM_RAL_DATA_WIDTH-1:0 > value) |
| void | write_by_name (output vmm_rw::status_e status, input string name, input bit< VMM_RAL_DATA_WIDTH-1:0 > data, input vmm_ral::path_e path=vmm_ral::DEFAULT, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | read_by_name (output vmm_rw::status_e status, input string name, output bit< VMM_RAL_DATA_WIDTH-1:0 > data, input vmm_ral::path_e path=vmm_ral::DEFAULT, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | write_mem_by_name (output vmm_rw::status_e status, input string name, input bit< VMM_RAL_ADDR_WIDTH-1:0 > offset, input bit< VMM_RAL_DATA_WIDTH-1:0 > data, input vmm_ral::path_e path=vmm_ral::DEFAULT, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| void | read_mem_by_name (output vmm_rw::status_e status, input string name, input bit< VMM_RAL_ADDR_WIDTH-1:0 > offset, output bit< VMM_RAL_DATA_WIDTH-1:0 > data, input vmm_ral::path_e path=vmm_ral::DEFAULT, input string domain=" ", input int data_id=-1, input int scenario_id=-1, input int stream_id=-1) |
| int | Xget_physical_addressesX (bit< VMM_RAL_ADDR_WIDTH-1:0 > base_addr, bit< VMM_RAL_ADDR_WIDTH-1:0 > mem_offset, int unsigned n_bytes, vmm_ral_block_or_sys in_block, string domain, ref bit< VMM_RAL_ADDR_WIDTH-1:0 > addr[]) |
Public Attributes | |
| vmm_ral::path_e | default_path = vmm_ral::BFM |
Protected Attributes | |
| vmm_ral_block_or_sys | model |
| vmm_rw_xactor | rw_exec [string] |
Definition at line 23 of file vmm_ral_access.sv.
| vmm_ral_access::new | ( | ) |
Definition at line 133 of file vmm_ral_access.sv.
| void vmm_ral_access::set_model | ( | vmm_ral_block_or_sys | model | ) |
Definition at line 138 of file vmm_ral_access.sv.
| vmm_ral_block_or_sys vmm_ral_access::get_model | ( | ) |
Definition at line 151 of file vmm_ral_access.sv.
| void vmm_ral_access::add_xactor | ( | vmm_rw_xactor | xact, | |
| string | domain = " " | |||
| ) |
Definition at line 156 of file vmm_ral_access.sv.
| void vmm_ral_access::write | ( | output vmm_rw::status_e | status, | |
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | addr, | |||
| input bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input int | n_bits = VMM_RAL_DATA_WIDTH, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 206 of file vmm_ral_access.sv.
| void vmm_ral_access::read | ( | output vmm_rw::status_e | status, | |
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | addr, | |||
| output bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input int | n_bits = VMM_RAL_DATA_WIDTH, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 243 of file vmm_ral_access.sv.
| void vmm_ral_access::burst_write | ( | output vmm_rw::status_e | status, | |
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | start, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | incr, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | max, | |||
| input bit< VMM_RAL_DATA_WIDTH-1:0 > | data[], | |||
| input vmm_data | user = null, |
|||
| input int | n_bits = VMM_RAL_DATA_WIDTH, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 281 of file vmm_ral_access.sv.
| void vmm_ral_access::burst_read | ( | output vmm_rw::status_e | status, | |
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | start, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | incr, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | max, | |||
| input int | n_beats, | |||
| output bit< VMM_RAL_DATA_WIDTH-1:0 > | data[], | |||
| input vmm_data | user = null, |
|||
| input int | n_bits = VMM_RAL_DATA_WIDTH, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 329 of file vmm_ral_access.sv.
| virtual bit vmm_ral_access::set_by_name | ( | input string | name, | |
| input bit< VMM_RAL_DATA_WIDTH-1:0 > | value | |||
| ) | [virtual] |
| bit vmm_ral_access::get_by_name | ( | input string | name, | |
| output bit< VMM_RAL_DATA_WIDTH-1:0 > | value | |||
| ) | [virtual] |
Definition at line 390 of file vmm_ral_access.sv.
| void vmm_ral_access::write_by_name | ( | output vmm_rw::status_e | status, | |
| input string | name, | |||
| input bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input vmm_ral::path_e | path = vmm_ral::DEFAULT, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 403 of file vmm_ral_access.sv.
| void vmm_ral_access::read_by_name | ( | output vmm_rw::status_e | status, | |
| input string | name, | |||
| output bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input vmm_ral::path_e | path = vmm_ral::DEFAULT, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 421 of file vmm_ral_access.sv.
| void vmm_ral_access::write_mem_by_name | ( | output vmm_rw::status_e | status, | |
| input string | name, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | offset, | |||
| input bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input vmm_ral::path_e | path = vmm_ral::DEFAULT, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 439 of file vmm_ral_access.sv.
| void vmm_ral_access::read_mem_by_name | ( | output vmm_rw::status_e | status, | |
| input string | name, | |||
| input bit< VMM_RAL_ADDR_WIDTH-1:0 > | offset, | |||
| output bit< VMM_RAL_DATA_WIDTH-1:0 > | data, | |||
| input vmm_ral::path_e | path = vmm_ral::DEFAULT, |
|||
| input string | domain = " ", |
|||
| input int | data_id = -1, |
|||
| input int | scenario_id = -1, |
|||
| input int | stream_id = -1 | |||
| ) |
Definition at line 458 of file vmm_ral_access.sv.
| int vmm_ral_access::Xget_physical_addressesX | ( | bit< VMM_RAL_ADDR_WIDTH-1:0 > | base_addr, | |
| bit< VMM_RAL_ADDR_WIDTH-1:0 > | mem_offset, | |||
| int unsigned | n_bytes, | |||
| vmm_ral_block_or_sys | in_block, | |||
| string | domain, | |||
| ref bit< VMM_RAL_ADDR_WIDTH-1:0 > | addr[] | |||
| ) |
Definition at line 489 of file vmm_ral_access.sv.
| vmm_ral::path_e vmm_ral_access::default_path = vmm_ral::BFM |
Definition at line 24 of file vmm_ral_access.sv.
vmm_ral_block_or_sys vmm_ral_access::model [protected] |
Definition at line 26 of file vmm_ral_access.sv.
vmm_rw_xactor vmm_ral_access::rw_exec[string] [protected] |
Definition at line 28 of file vmm_ral_access.sv.
![]() Intelligent Design Verification Project: VMM, Revision: 1.0.1 |
Copyright (c) 2008 Intelligent Design Verification. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included here: http://www.intelligentdv.com/licenses/fdl.txt |
![]() Doxygen Version: 1.5.6 Sat Oct 18 11:32:27 2008 |